|
May 09, 2025
|
|
|
|
CPEG 347 - FPGA Design 3 Credit(s)
Prerequisites: CPEG 315 Field Programmable Gate Array (FPGA) architectures, HDL synthesis using Verilog, place and route, FPGA configuration, Behavioral, structural and data flow descriptions. FPGA Timing Analysis, Constraints, Clock Domain Crossing and Meta-stability analysis. A major FPGA based design project is assigned in the course.
Add to Portfolio (opens a new window)
|
|